Home
last modified time | relevance | path

Searched refs:POR (Results 1 – 12 of 12) sorted by relevance

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/power/supply/
H A Dti,bq24735.txt16 must be between 128mA and 8.128A with a 64mA step resolution. The POR value
20 must be between 1.024V and 19.2V with a 16mV step resolution. The POR value
25 POR value is 0x1000h. This number is in mA (e.g. 8064), see the spec for
/OK3568_Linux_fs/kernel/drivers/phy/qualcomm/
H A Dphy-qcom-snps-femto-v2.c32 #define POR BIT(1) macro
210 POR, POR); in qcom_snps_hsphy_init()
237 POR, 0); in qcom_snps_hsphy_init()
/OK3568_Linux_fs/u-boot/board/freescale/p1010rdb/
H A DREADME.P1010RDB-PA51 POR
52 - support critical POR setting changed via switch on board
168 CPLD POR setting registers
170 1. Set POR switch selection register (addr 0xFFB00011) to 0.
171 2. Write CPLD POR registers (BCSR0~BCSR3, addr 0xFFB00014~0xFFB00017) with
176 After reset, the new POR setting will be implemented.
H A DREADME.P1010RDB-PB36 POR: support critical POR setting changed via switch on board
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/phy/
H A Dqcom,usb-hs-phy.txt35 Definition: Should contain the phy and POR resets
40 Definition: Should contain "phy" and "por" for the phy and POR resets
/OK3568_Linux_fs/u-boot/doc/device-tree-bindings/input/
H A Di8042.txt10 duplicate POR byte, which should be ignored.
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dimx23-olinuxino.dts116 startup-delay-us = <300>; /* LAN9215 requires a POR of 200us minimum */
H A Dimx6qdl-udoo.dtsi74 startup-delay-us = <2>; /* USB2415 requires a POR of 1 us minimum */
/OK3568_Linux_fs/kernel/drivers/soc/fsl/
H A DKconfig16 enabling, power-onreset(POR) configuration monitoring, alternate
/OK3568_Linux_fs/kernel/Documentation/ABI/stable/
H A Dsysfs-driver-firmware-zynqmp42 Register is reset only by a POR reset.
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie.txt157 - "por" POR reset
/OK3568_Linux_fs/u-boot/board/ti/am335x/
H A DREADME83 Step-3: Set BOOTSEL pin to select NAND boot, and POR the device.