Home
last modified time | relevance | path

Searched hist:bdba3c84baa5c595e504ef2902832d04102a223a (Results 1 – 7 of 7) sorted by relevance

/rk3399_ARM-atf/plat/xilinx/common/include/
H A Dipi.hbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
/rk3399_ARM-atf/plat/amd/versal2/pm_service/
H A Dpm_svc_main.cbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
/rk3399_ARM-atf/plat/xilinx/common/
H A Dipi.cbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
/rk3399_ARM-atf/plat/xilinx/common/ipi_mailbox_service/
H A Dipi_mailbox_svc.cbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
/rk3399_ARM-atf/plat/xilinx/common/pm_service/
H A Dpm_ipi.cbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
H A Dpm_svc_main.cbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
/rk3399_ARM-atf/plat/xilinx/versal/
H A Dplat_psci.cbdba3c84baa5c595e504ef2902832d04102a223a Wed Mar 26 09:08:58 UTC 2025 Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> fix(xilinx): resolve misra rule 10.4 violations

Fixed below MISRA violation:
- MISRA Violation: MISRA-C:2012 R.10.4:
- Both operands of an operator in which the usual arithmetic conversions
are performed shall have the same essential type category.
- Fix:
- Made data type same for both the operands.

Change-Id: I0cea19477f3c10265d95ea1d5d2ea151dbf174bb
Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>