Home
last modified time | relevance | path

Searched hist:"8061 a973ec122b49e2fb79a51a67695f2b888e59" (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/common/aarch64/
H A Dtegra_helpers.S8061a973ec122b49e2fb79a51a67695f2b888e59 Thu Jul 16 04:16:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: Introduce config for enabling NS access to L2/CPUECTRL regs

A new config, ENABLE_NS_L2_CPUECTRL_RW_ACCESS, allows Tegra platforms to
enable read/write access to the L2 and CPUECTRL registers. T210 is the
only platform that needs to enable this config for now.

Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t210/
H A Dplatform_t210.mk8061a973ec122b49e2fb79a51a67695f2b888e59 Thu Jul 16 04:16:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: Introduce config for enabling NS access to L2/CPUECTRL regs

A new config, ENABLE_NS_L2_CPUECTRL_RW_ACCESS, allows Tegra platforms to
enable read/write access to the L2 and CPUECTRL registers. T210 is the
only platform that needs to enable this config for now.

Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>