Searched hist:"48 db2b0120d1726208ff38a0edf6962f55a988bf" (Results 1 – 3 of 3) sorted by relevance
| /rk3399_ARM-atf/services/std_svc/spm/el3_spmc/ |
| H A D | spmc_setup.c | 48db2b0120d1726208ff38a0edf6962f55a988bf Thu Apr 28 09:58:24 UTC 2022 Nishant Sharma <nishant.sharma@arm.com> feat(el3-spmc): add support to setup S-EL0 context
Add support to setup S-EL0 context by setting up the following
S-EL1 shim exception handlers: This is a trampoline between S-EL0 and
monitor running at EL3 and is used to
handle or forward exceptions from S-EL0.
Boot Info region: This region holds the boot protocol data that is
passed between SPMC and SP.
Setup system registers: Setup sctlr_el1, vbar_el1, cntkctl_el1,
ctx_cpacr_el1(enable fp and smid), spsr and
sp_el0
Signed-off-by: Achin Gupta <achin.gupta@arm.com>
Signed-off-by: Nishant Sharma <nishant.sharma@arm.com>
Change-Id: I82d21fcd95529f235bee8bf838d36a2ac519bb0a
|
| H A D | spmc.h | 48db2b0120d1726208ff38a0edf6962f55a988bf Thu Apr 28 09:58:24 UTC 2022 Nishant Sharma <nishant.sharma@arm.com> feat(el3-spmc): add support to setup S-EL0 context
Add support to setup S-EL0 context by setting up the following
S-EL1 shim exception handlers: This is a trampoline between S-EL0 and
monitor running at EL3 and is used to
handle or forward exceptions from S-EL0.
Boot Info region: This region holds the boot protocol data that is
passed between SPMC and SP.
Setup system registers: Setup sctlr_el1, vbar_el1, cntkctl_el1,
ctx_cpacr_el1(enable fp and smid), spsr and
sp_el0
Signed-off-by: Achin Gupta <achin.gupta@arm.com>
Signed-off-by: Nishant Sharma <nishant.sharma@arm.com>
Change-Id: I82d21fcd95529f235bee8bf838d36a2ac519bb0a
|
| H A D | spmc_main.c | 48db2b0120d1726208ff38a0edf6962f55a988bf Thu Apr 28 09:58:24 UTC 2022 Nishant Sharma <nishant.sharma@arm.com> feat(el3-spmc): add support to setup S-EL0 context
Add support to setup S-EL0 context by setting up the following
S-EL1 shim exception handlers: This is a trampoline between S-EL0 and
monitor running at EL3 and is used to
handle or forward exceptions from S-EL0.
Boot Info region: This region holds the boot protocol data that is
passed between SPMC and SP.
Setup system registers: Setup sctlr_el1, vbar_el1, cntkctl_el1,
ctx_cpacr_el1(enable fp and smid), spsr and
sp_el0
Signed-off-by: Achin Gupta <achin.gupta@arm.com>
Signed-off-by: Nishant Sharma <nishant.sharma@arm.com>
Change-Id: I82d21fcd95529f235bee8bf838d36a2ac519bb0a
|