Searched hist:"3 bdf0e5df25cf730fbbde7df3dd857d7f2803d1a" (Results 1 – 2 of 2) sorted by relevance
| /rk3399_ARM-atf/bl32/sp_min/aarch32/ |
| H A D | entrypoint.S | 3bdf0e5df25cf730fbbde7df3dd857d7f2803d1a Thu Jun 30 14:02:31 UTC 2016 Yatharth Kochar <yatharth.kochar@arm.com> AArch32: Refactor SP_MIN to support RESET_TO_SP_MIN
This patch uses the `el3_entrypoint_common` macro to initialize
CPU registers, in SP_MIN entrypoint.s file, in both cold and warm
boot path. It also adds conditional compilation, in cold and warm
boot entry path, based on RESET_TO_SP_MIN.
Change-Id: Id493ca840dc7b9e26948dc78ee928e9fdb76b9e4
|
| /rk3399_ARM-atf/bl32/sp_min/ |
| H A D | sp_min.ld.S | 3bdf0e5df25cf730fbbde7df3dd857d7f2803d1a Thu Jun 30 14:02:31 UTC 2016 Yatharth Kochar <yatharth.kochar@arm.com> AArch32: Refactor SP_MIN to support RESET_TO_SP_MIN
This patch uses the `el3_entrypoint_common` macro to initialize
CPU registers, in SP_MIN entrypoint.s file, in both cold and warm
boot path. It also adds conditional compilation, in cold and warm
boot entry path, based on RESET_TO_SP_MIN.
Change-Id: Id493ca840dc7b9e26948dc78ee928e9fdb76b9e4
|