Home
last modified time | relevance | path

Searched refs:UART_LCR_SBC (Results 1 – 25 of 45) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/sc/drv/sc/sc2/
H A DdrvSC.c1480 SC_AND(u8SCID,UART_LCR, ~UART_LCR_SBC); //I/O in _SC_Activate()
1517 SC_AND(u8SCID,UART_LCR, ~UART_LCR_SBC); //I/O in _SC_Activate()
1552 SC_OR(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in _SC_Deactivate()
2228 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O low in _SC_Task_Proc()
2286 SC_AND(u8SCID,UART_LCR, ~UART_LCR_SBC); //I/O in _SC_Task_Proc()
2353 SC_OR(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in _SC_Task_Proc()
2414 SC_AND(u8SCID,UART_LCR, ~UART_LCR_SBC); //I/O in _SC_Task_Proc()
2756 SC_OR(i,UART_LCR, UART_LCR_SBC); //I/O in MDrv_SC_Task_Proc()
2915 SC_OR(i,UART_LCR, UART_LCR_SBC); //I/O in MDrv_SC_Task_Proc()
3459 SC_AND(u8SCID,UART_LCR, ~UART_LCR_SBC); //I/O in MDrv_SC_Open()
/utopia/UTPA2-700.0.x/modules/sc/hal/k6lite/sc/
H A DhalSC.c379 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
1098 SC_OR(u8SCID, UART_LCR, UART_LCR_SBC); // As general I/O pin, idle is logical high in HAL_SC_InputOutputPadCtrl()
1103 SC_AND(u8SCID, UART_LCR, ~UART_LCR_SBC); // I/O pin forced to logical low in HAL_SC_InputOutputPadCtrl()
/utopia/UTPA2-700.0.x/modules/sc/hal/k6/sc/
H A DhalSC.c322 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
1107 SC_OR(u8SCID, UART_LCR, UART_LCR_SBC); // As general I/O pin, idle is logical high in HAL_SC_InputOutputPadCtrl()
1112 SC_AND(u8SCID, UART_LCR, ~UART_LCR_SBC); // I/O pin forced to logical low in HAL_SC_InputOutputPadCtrl()
/utopia/UTPA2-700.0.x/modules/sc/hal/M7621/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/maserati/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/M7821/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/maxim/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/projects/tools/lint/mips-linux-gnu_include/linux/
H A Dserial_reg.h92 #define UART_LCR_SBC 0x40 /* Set break control */ macro
/utopia/UTPA2-700.0.x/modules/sc/hal/manhattan/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/maldives/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/mainz/sc/
H A DhalSC.c218 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/mustang/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/messi/sc/
H A DhalSC.c218 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/sc/hal/macan/sc/
H A DhalSC.c215 SC_WRITE(u8SCID,UART_LCR, UART_LCR_SBC); //I/O in HAL_SC_Init()
/utopia/UTPA2-700.0.x/modules/uart/hal/kano/uart/
H A DregUART.h242 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/macan/uart/
H A DregUART.h263 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/curry/uart/
H A DregUART.h242 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/mooney/uart/
H A DregUART.h241 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/messi/uart/
H A DregUART.h241 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/maldives/uart/
H A DregUART.h243 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/mustang/uart/
H A DregUART.h248 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/k6lite/uart/
H A DregUART.h242 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/M7821/uart/
H A DregUART.h283 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/maserati/uart/
H A DregUART.h279 #define UART_LCR_SBC 0x40 // Set break control macro
/utopia/UTPA2-700.0.x/modules/uart/hal/M7621/uart/
H A DregUART.h279 #define UART_LCR_SBC 0x40 // Set break control macro

12