Home
last modified time | relevance | path

Searched refs:UART_CLK_FREQ (Results 1 – 25 of 29) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/uart/hal/M7821/uart/
H A DregUART.h159 #define UART_CLK_FREQ 172800000 macro
163 #define UART_CLK_FREQ 123000000//123000000 macro
167 #define UART_CLK_FREQ 123000000//123000000 macro
171 #define UART_CLK_FREQ 123000000//123000000 macro
175 #define UART_CLK_FREQ 123000000//123000000 macro
179 #define UART_CLK_FREQ 12000000 macro
182 #ifndef UART_CLK_FREQ
183 #define UART_CLK_FREQ 123000000//123000000 macro
H A DhalUART.c1250 uart_clock = UART_CLK_FREQ; in HAL_UART_PIU_Set_Baudrate()
1270 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/macan/uart/
H A DregUART.h159 #define UART_CLK_FREQ 172800000 macro
163 #define UART_CLK_FREQ 123000000//123000000 macro
167 #define UART_CLK_FREQ 123000000//123000000 macro
171 #define UART_CLK_FREQ 123000000//123000000 macro
175 #define UART_CLK_FREQ 123000000//123000000 macro
178 #ifndef UART_CLK_FREQ
179 #define UART_CLK_FREQ 123000000//123000000 macro
H A DhalUART.c1215 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/maserati/uart/
H A DregUART.h159 #define UART_CLK_FREQ 172800000 macro
163 #define UART_CLK_FREQ 123000000//123000000 macro
167 #define UART_CLK_FREQ 123000000//123000000 macro
171 #define UART_CLK_FREQ 123000000//123000000 macro
175 #define UART_CLK_FREQ 123000000//123000000 macro
178 #ifndef UART_CLK_FREQ
179 #define UART_CLK_FREQ 123000000//123000000 macro
/utopia/UTPA2-700.0.x/modules/uart/hal/M7621/uart/
H A DregUART.h159 #define UART_CLK_FREQ 172800000 macro
163 #define UART_CLK_FREQ 123000000//123000000 macro
167 #define UART_CLK_FREQ 123000000//123000000 macro
171 #define UART_CLK_FREQ 123000000//123000000 macro
175 #define UART_CLK_FREQ 123000000//123000000 macro
178 #ifndef UART_CLK_FREQ
179 #define UART_CLK_FREQ 123000000//123000000 macro
H A DhalUART.c1250 uart_clock = UART_CLK_FREQ; in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/manhattan/uart/
H A DregUART.h159 #define UART_CLK_FREQ 172800000 macro
163 #define UART_CLK_FREQ 123000000//123000000 macro
167 #define UART_CLK_FREQ 123000000//123000000 macro
171 #define UART_CLK_FREQ 123000000//123000000 macro
175 #define UART_CLK_FREQ 123000000//123000000 macro
178 #ifndef UART_CLK_FREQ
179 #define UART_CLK_FREQ 123000000//123000000 macro
/utopia/UTPA2-700.0.x/modules/uart/hal/maxim/uart/
H A DregUART.h159 #define UART_CLK_FREQ 172800000 macro
163 #define UART_CLK_FREQ 123000000//123000000 macro
167 #define UART_CLK_FREQ 123000000//123000000 macro
171 #define UART_CLK_FREQ 123000000//123000000 macro
175 #define UART_CLK_FREQ 123000000//123000000 macro
178 #ifndef UART_CLK_FREQ
179 #define UART_CLK_FREQ 123000000//123000000 macro
/utopia/UTPA2-700.0.x/modules/uart/hal/k6/uart/
H A DregUART.h147 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
156 #define UART_CLK_FREQ 12000000 macro
158 #define UART_CLK_FREQ 123000000 macro
163 #ifndef UART_CLK_FREQ
164 #define UART_CLK_FREQ 123000000//123000000 macro
H A DhalUART.c1202 uart_clock = UART_CLK_FREQ; in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/kano/uart/
H A DregUART.h147 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
156 #define UART_CLK_FREQ 12000000 macro
158 #define UART_CLK_FREQ 123000000 macro
H A DhalUART.c1168 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/curry/uart/
H A DregUART.h147 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
156 #define UART_CLK_FREQ 12000000 macro
158 #define UART_CLK_FREQ 123000000 macro
H A DhalUART.c1168 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/mooney/uart/
H A DregUART.h148 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
154 #define UART_CLK_FREQ 123000000 macro
157 #define UART_CLK_FREQ 123000000 macro
H A DhalUART.c1187 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/messi/uart/
H A DregUART.h148 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
154 #define UART_CLK_FREQ 123000000 macro
157 #define UART_CLK_FREQ 123000000 macro
H A DhalUART.c1214 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/mustang/uart/
H A DregUART.h151 #define UART_CLK_FREQ 12000000 //12M Xtal clock used in FPGA verification stage macro
155 #define UART_CLK_FREQ 172800000 macro
159 #define UART_CLK_FREQ 123000000 macro
163 #define UART_CLK_FREQ 123000000 macro
H A DhalUART.c1196 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()
/utopia/UTPA2-700.0.x/modules/uart/hal/k6lite/uart/
H A DregUART.h147 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
156 #define UART_CLK_FREQ 12000000 macro
158 #define UART_CLK_FREQ 123000000 macro
/utopia/UTPA2-700.0.x/modules/uart/hal/mainz/uart/
H A DregUART.h148 #define UART_CLK_FREQ 172800000 macro
151 #define UART_CLK_FREQ 123000000 macro
154 #define UART_CLK_FREQ 123000000 macro
157 #define UART_CLK_FREQ 123000000 macro
/utopia/UTPA2-700.0.x/modules/uart/hal/maldives/uart/
H A DregUART.h151 #define UART_CLK_FREQ 172800000 macro
155 #define UART_CLK_FREQ 123000000 macro
159 #define UART_CLK_FREQ 123000000 macro
H A DhalUART.c1196 divisor = ((UART_CLK_FREQ) / (16 * baudrate)); in HAL_UART_PIU_Set_Baudrate()

12