Home
last modified time | relevance | path

Searched refs:TOP_CKG_VPU_CLK_MASK (Results 1 – 25 of 93) sorted by relevance

1234

/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/vpu/
H A DhalVPU.c272 _VPU_WriteWordMask( REG_TOP_VPU , u32type , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
275 _VPU_WriteWordMask( REG_TOP_VPU , VPU_CLOCK_216MHZ , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
H A DregVPU.h339 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/vpu/
H A DhalVPU.c272 _VPU_WriteWordMask( REG_TOP_VPU , u32type , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
275 _VPU_WriteWordMask( REG_TOP_VPU , VPU_CLOCK_216MHZ , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
H A DregVPU.h339 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/vpu/
H A DhalVPU.c272 _VPU_WriteWordMask( REG_TOP_VPU , u32type , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
275 _VPU_WriteWordMask( REG_TOP_VPU , VPU_CLOCK_216MHZ , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
H A DregVPU.h339 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/vpu/
H A DhalVPU.c272 _VPU_WriteWordMask( REG_TOP_VPU , u32type , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
275 _VPU_WriteWordMask( REG_TOP_VPU , VPU_CLOCK_216MHZ , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
H A DregVPU.h339 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/vpu/
H A DhalVPU.c272 _VPU_WriteWordMask( REG_TOP_VPU , u32type , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
275 _VPU_WriteWordMask( REG_TOP_VPU , VPU_CLOCK_216MHZ , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
H A DregVPU.h339 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/vpu/
H A DhalVPU.c272 _VPU_WriteWordMask( REG_TOP_VPU , u32type , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
275 _VPU_WriteWordMask( REG_TOP_VPU , VPU_CLOCK_216MHZ , TOP_CKG_VPU_CLK_MASK ); in HAL_VPU_ClockSpeed()
H A DregVPU.h339 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/vpu_ex/
H A DregVPU_EX.h346 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/vpu_v3/
H A DregVPU_EX.h378 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/vpu_ex/
H A DregVPU_EX.h378 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/vpu_v3/
H A DregVPU_EX.h378 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/vpu_ex/
H A DregVPU_EX.h378 #define TOP_CKG_VPU_CLK_MASK BMASK(3:2) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/vpu_v3/
H A DregVPU_EX.h382 #define TOP_CKG_VPU_CLK_MASK BMASK(4:2) macro

1234