| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 1223 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1235 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1247 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1259 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 1234 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1246 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1258 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1270 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 1288 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1300 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1312 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1324 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 1234 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1246 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1258 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1270 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 1295 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1307 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1319 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1331 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 1288 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1300 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1312 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1324 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | mhal_hdmi.h | 165 #define TMDS_CONTINUE_START 0xFU macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 1226 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1238 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1250 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1262 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 1226 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1238 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1250 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1262 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 1388 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1400 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1412 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1424 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 1226 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1238 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1250 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1262 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 1388 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1400 W2BYTEMSK(REG_COMBO_PHY1_P1_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1412 W2BYTEMSK(REG_COMBO_PHY1_P2_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
1424 W2BYTEMSK(REG_COMBO_PHY1_P3_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 512 W2BYTEMSK(REG_COMBO_PHY1_P0_11_L, BIT(4) | TMDS_CONTINUE_START, BIT(4) | BMASK(3:0)); in _Hal_tmds_AutoEQInitialSetting()
|