Home
last modified time | relevance | path

Searched refs:REG_SC_BK20_01_L (Results 1 – 25 of 67) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_sc.c3981 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window()
3987 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window()
4023 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
4029 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_sc.c3894 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window()
3900 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window()
3927 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
3933 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_sc.c3999 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window()
4004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window()
4030 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
4035 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_sc.c4199 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window()
4205 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window()
4232 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x8, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
4238 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK20_01_L, 0x0, 0x8); //enable bit3 in Hal_SC_enable_window_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c7067 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
7802 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_o… in Hal_SC_Set_2pmode()
7965 b2pMode = SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK20_01_L)&0x02; in _HAL_SC_BWR_set_3d_mode()
8153 b2pMode = SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK20_01_L)&0x02; in _HAL_SC_BWR_set_3d_mode_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_sc.c7635 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
8703 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_o… in Hal_SC_Set_2pmode()
8869 b2pMode = SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK20_01_L)&0x02; in _HAL_SC_BWR_set_3d_mode()
9051 b2pMode = SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK20_01_L)&0x02; in _HAL_SC_BWR_set_3d_mode_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_sc.c7870 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
8984 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_o… in Hal_SC_Set_2pmode()
9150 b2pMode = SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK20_01_L)&0x02; in _HAL_SC_BWR_set_3d_mode()
9332 b2pMode = SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK20_01_L)&0x02; in _HAL_SC_BWR_set_3d_mode_burst()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_sc.c5094 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
5956 SC_W2BYTEMSK(0, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_opm_2p_mode in Hal_SC_Set_2pmode()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_sc.c5230 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
6093 SC_W2BYTEMSK(0, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_opm_2p_mode in Hal_SC_Set_2pmode()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c6344 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
7196 SC_W2BYTEMSK(0, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_opm_2p_mode in Hal_SC_Set_2pmode()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_sc.c7105 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
8006 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_o… in Hal_SC_Set_2pmode()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_sc.c7658 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
8726 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_o… in Hal_SC_Set_2pmode()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_sc.c7871 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L, (bEnable<<0), BIT(0)); in HAL_SC_EnableLegacyMode()
8985 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK20_01_L,(benable_OP2p ? BIT(1):0), BIT(1));//reg_o… in Hal_SC_Set_2pmode()
/utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/
H A Dhwreg_wble.h6106 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/
H A Dhwreg_ace.h6106 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A Dhwreg_dlc.h6108 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/
H A Dhwreg_ace.h6117 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A Dhwreg_dlc.h6108 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/
H A Dhwreg_wble.h6106 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A Dhwreg_dlc.h6108 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/
H A Dhwreg_ace.h6106 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A Dhwreg_dlc.h6108 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h6106 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/messi/dlc/include/
H A Dhwreg_dlc.h6108 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/messi/wble/include/
H A Dhwreg_wble.h6106 #define REG_SC_BK20_01_L _PK_L_(0x20, 0x01) macro

123