Home
last modified time | relevance | path

Searched refs:REG_SC_BK17_01_L (Results 1 – 25 of 66) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_sc.c5133 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
5149 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_sc.c5269 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
5285 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c6383 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
6399 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c7106 Mhal_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
7122 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_sc.c7144 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
7160 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_sc.c7674 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
7690 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_sc.c7697 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
7713 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_sc.c7909 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
7925 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_sc.c7910 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
7926 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK17_01_L, 0 ,BIT(0)); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/include/
H A DMaserati_Main.c11308 { PQ_MAP_REG(REG_SC_BK17_01_L), 0x01, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/include/
H A DMaserati_Main.c15108 { PQ_MAP_REG(REG_SC_BK17_01_L), 0x01, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/include/
H A DManhattan_Main.c11019 { PQ_MAP_REG(REG_SC_BK17_01_L), 0x01, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/
H A Dhwreg_wble.h4284 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/
H A Dhwreg_ace.h4284 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A Dhwreg_dlc.h4286 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/
H A Dhwreg_ace.h4286 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A Dhwreg_dlc.h4286 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/include/
H A DMaxim_Main.c15080 { PQ_MAP_REG(REG_SC_BK17_01_L), 0x01, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/
H A Dhwreg_wble.h4284 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A Dhwreg_dlc.h4286 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/
H A Dhwreg_ace.h4284 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A Dhwreg_dlc.h4286 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h4284 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/messi/dlc/include/
H A Dhwreg_dlc.h4286 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/messi/wble/include/
H A Dhwreg_wble.h4284 #define REG_SC_BK17_01_L _PK_L_(0x17, 0x01) macro

123