Home
last modified time | relevance | path

Searched refs:REG_SC_BK0D_50_L (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/drv/pnl/include/
H A Dpnl_hwreg_utility2.h278 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c789 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
795 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c768 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
774 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_sc.c787 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
793 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_sc.c803 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
809 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_sc.c803 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
809 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_sc.c803 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
809 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_sc.c803 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(4):0… in Hal_SC_set_frcm_write_limit()
809 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, ((u32WritelimitAddrBase&BIT(31))?BIT(5):0… in Hal_SC_set_frcm_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_sc.c6560 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, BIT(4), BIT(4)); //F2 memory address limi…
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_sc.c6398 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, BIT(4), BIT(4)); //F2 memory address limi…
/utopia/UTPA2-700.0.x/modules/dlc/hal/maldives/dlc/include/
H A Dhwreg_dlc.h3400 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/mustang/dlc/include/
H A Dhwreg_dlc.h3400 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_sc.c6294 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, BIT(4), BIT(4)); //F2 memory address limi…
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_sc.c6909 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, BIT(4), BIT(4)); //F2 memory address limi…
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_3d.c12031 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, BIT(3), BIT(3)); in _MDrv_SC_3D_Load2DTo3DReg()
12073 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK0D_50_L, 0, BIT(3)); in _MDrv_SC_3D_Load2DTo3DReg()
/utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h3658 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/include/
H A Dcolor_reg.h3663 #define REG_SC_BK0D_50_L _PK_L_(0x0D, 0x50) macro

12