Home
last modified time | relevance | path

Searched refs:REG_SC_BK0D_40_L (Results 1 – 25 of 31) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/drv/pnl/include/
H A Dpnl_hwreg_utility2.h246 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_sc.c963 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
6539 SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, 0x00); //F2 memory min address
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_sc.c897 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
6377 SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, 0x00); //F2 memory min address
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_sc.c959 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
6273 SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, 0x00); //F2 memory min address
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_sc.c1090 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
6888 SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, 0x00); //F2 memory min address
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_sc.c555 SC_W4BYTE(0,REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_sc.c559 SC_W4BYTE(0,REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c759 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
830 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_dual_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_sc.c757 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
828 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_dual_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_sc.c773 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
844 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_dual_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_sc.c773 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
844 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_dual_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_sc.c773 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
844 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_dual_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_sc.c773 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
844 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_dual_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_sc.c659 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_sc.c741 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
/utopia/UTPA2-700.0.x/modules/dlc/hal/maldives/dlc/include/
H A Dhwreg_dlc.h3368 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/mustang/dlc/include/
H A Dhwreg_dlc.h3368 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c739 … SC_W4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L, u32MinLimitAddress); //F2 memory min address in Hal_SC_set_write_limit()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmvideo.c14800 …_SC_BK0D_42_L) & 0xFFFFFFFF) - (SC_R4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L) & 0xFFFFFFFF… in MApi_XC_GetResourceByPipeID_U2()
H A Dmvideo.c.014782 …_SC_BK0D_42_L) & 0xFFFFFFFF) - (SC_R4BYTE(psXCInstPri->u32DeviceID, REG_SC_BK0D_40_L) & 0xFFFFFFFF…
/utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/include/
H A Dcolor_reg.h3631 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h3626 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/include/
H A Dcolor_reg.h3631 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/include/
H A Dcolor_reg.h3631 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/include/
H A Dcolor_reg.h3631 #define REG_SC_BK0D_40_L _PK_L_(0x0D, 0x40) macro

12