Home
last modified time | relevance | path

Searched refs:REG_SC_BK05_78_L (Results 1 – 25 of 61) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_sc.c5139 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
5155 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_sc.c5275 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
5291 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c6389 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
6405 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c7112 Mhal_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
7128 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_sc.c7150 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
7166 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_sc.c7680 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
7696 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_sc.c7703 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
7719 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_sc.c7915 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
7931 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_sc.c7916 MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
7932 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK05_78_L, 0 ,0xC000); in MHal_XC_DTVPatchISR()
/utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/
H A Dhwreg_wble.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/
H A Dhwreg_ace.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A Dhwreg_dlc.h1656 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/
H A Dhwreg_ace.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A Dhwreg_dlc.h1656 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/
H A Dhwreg_wble.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A Dhwreg_dlc.h1656 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/
H A Dhwreg_ace.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A Dhwreg_dlc.h1656 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/messi/dlc/include/
H A Dhwreg_dlc.h1656 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/messi/wble/include/
H A Dhwreg_wble.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/M7821/wble/include/
H A Dhwreg_wble.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/ace/include/
H A Dhwreg_ace.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/maxim/wble/include/
H A Dhwreg_wble.h1654 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7621/dlc/include/
H A Dhwreg_dlc.h1656 #define REG_SC_BK05_78_L _PK_L_(0x05, 0x78) macro

123