| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_ip.c | 1453 SC_W2BYTEMSK(0, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 1820 SC_W2BYTEMSK(0,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 1824 SC_W2BYTEMSK(0,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_ip.c | 1453 SC_W2BYTEMSK(0, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 1820 SC_W2BYTEMSK(0,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 1824 SC_W2BYTEMSK(0,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_ip.c | 1700 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 2253 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 2257 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_ip.c | 1700 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 2240 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 2244 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_ip.c | 1700 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 2240 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 2244 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_ip.c | 1702 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 2242 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 2246 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_ip.c | 1700 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function() 2253 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L,BIT(5), BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode() 2257 SC_W2BYTEMSK(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L, 0 , BIT(5)|BIT(4)); in HAL_SC_ip_detect_mode()
|
| /utopia/UTPA2-700.0.x/modules/xc/drv/xc/ |
| H A D | mdrv_sc_ip.c | 4672 u32Reg_29_L = REG_SC_BK03_29_L; in MApi_XC_EnableEuroHdtvDetection_U2() 4745 u16Status = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_29_L); in MDrv_XC_ip_GetEuroHdtvStatus() 4762 …TV_DETECTED (0x%x)\n", eWindow ? SC_R2BYTE(psXCInstPri->u32DeviceID,REG_SC_BK03_29_L) : SC_R2BYTE(… in MDrv_XC_ip_GetEuroHdtvStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_ip.c | 1554 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_ip.c | 1717 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_ip.c | 1554 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_ip.c | 1554 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_ip.c | 1673 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_ip.c | 1554 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_ip.c | 1702 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_ip.c | 1673 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_29_L, (u8Enable?BIT(8):0) , BIT(8) ); in Hal_SC_ip_set_auto_range_function()
|
| /utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/ |
| H A D | hwreg_wble.h | 974 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/ |
| H A D | hwreg_ace.h | 974 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/ |
| H A D | hwreg_dlc.h | 976 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/ |
| H A D | hwreg_ace.h | 974 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/ |
| H A D | hwreg_dlc.h | 976 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/ |
| H A D | hwreg_wble.h | 974 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/ |
| H A D | hwreg_dlc.h | 976 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/ |
| H A D | hwreg_ace.h | 974 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/ |
| H A D | hwreg_dlc.h | 976 #define REG_SC_BK03_29_L _PK_L_(0x03, 0x29) macro
|