Home
last modified time | relevance | path

Searched refs:REG_SC_BK01_1E_L (Results 1 – 25 of 88) sorted by relevance

1234

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_ip.c239 u8SyncFlag = SC_R2BYTE(0,REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
262 u8DetectStatus = (SC_R2BYTE(0,REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
277 return (SC_R2BYTE(0,REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
754 if ( SC_R2BYTE(0,REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
1839 u8val = (SC_R2BYTE(0,REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_ip.c239 u8SyncFlag = SC_R2BYTE(0,REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
262 u8DetectStatus = (SC_R2BYTE(0,REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
277 return (SC_R2BYTE(0,REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
754 if ( SC_R2BYTE(0,REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
1839 u8val = (SC_R2BYTE(0,REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_ip.c277 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
300 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
317 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
690 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2128 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_ip.c284 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
309 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
326 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
835 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2274 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_ip.c331 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
356 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
373 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
882 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2263 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_ip.c284 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
309 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
326 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
835 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2261 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_ip.c284 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
309 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
326 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
835 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2261 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_ip.c288 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
313 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
330 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
839 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2263 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_ip.c277 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
300 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
317 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
690 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2127 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_ip.c277 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
300 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
317 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
690 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2127 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_ip.c287 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
312 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
329 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
838 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2229 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_ip.c277 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
300 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
317 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
690 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2127 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_ip.c288 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
313 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
330 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
839 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2258 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_ip.c287 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
312 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
329 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
838 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2229 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_ip.c284 u8SyncFlag = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0x00FF; in Hal_SC_ip_get_sync_flag()
309 u8DetectStatus = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xFF00)>>8; in Hal_SC_ip_get_sync_detect_status()
326 return (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(8)) ? 1:0; in Hal_SC_ip_get_input_vsync_polarity()
835 if ( SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & BIT(11) ) in Hal_SC_ip_get_interlace_status()
2274 u8val = (SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK01_1E_L) & 0xC000) >> 8; in Hal_SC_ip_get_h_v_sync_active()
/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/
H A Dmhal_pq.c168 u16val = MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x00FF; in Hal_PQ_get_sync_flag()
190 return (MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x100) ? 1:0; in Hal_PQ_get_input_vsync_polarity()
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/
H A Dmhal_pq.c168 u16val = MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x00FF; in Hal_PQ_get_sync_flag()
190 return (MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x100) ? 1:0; in Hal_PQ_get_input_vsync_polarity()
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/
H A Dmhal_pq.c168 u16val = MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x00FF; in Hal_PQ_get_sync_flag()
190 return (MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x100) ? 1:0; in Hal_PQ_get_input_vsync_polarity()
/utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/
H A Dmhal_pq.c168 u16val = MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x00FF; in Hal_PQ_get_sync_flag()
190 return (MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x100) ? 1:0; in Hal_PQ_get_input_vsync_polarity()
/utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/
H A Dmhal_pq.c348 u16val = MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x00FF; in Hal_PQ_get_sync_flag()
370 return (MApi_XC_R2BYTE(REG_SC_BK01_1E_L) & 0x100) ? 1:0; in Hal_PQ_get_input_vsync_polarity()
/utopia/UTPA2-700.0.x/modules/graphic/hal/manhattan/gop/
H A DregGOP.h129 #define REG_SC_BK01_1E_L XC_REG(0x01, 0x1E) macro
155 #define GOP_SC_IP_MAIN_INTERLACE REG_SC_BK01_1E_L
/utopia/UTPA2-700.0.x/modules/graphic/hal/M7621/gop/
H A DregGOP.h130 #define REG_SC_BK01_1E_L XC_REG(0x01, 0x1E) macro
163 #define GOP_SC_IP_MAIN_INTERLACE REG_SC_BK01_1E_L
/utopia/UTPA2-700.0.x/modules/graphic/hal/maxim/gop/
H A DregGOP.h130 #define REG_SC_BK01_1E_L XC_REG(0x01, 0x1E) macro
163 #define GOP_SC_IP_MAIN_INTERLACE REG_SC_BK01_1E_L
/utopia/UTPA2-700.0.x/modules/graphic/hal/k6/gop/
H A DregGOP.h130 #define REG_SC_BK01_1E_L XC_REG(0x01, 0x1E) macro
164 #define GOP_SC_IP_MAIN_INTERLACE REG_SC_BK01_1E_L
/utopia/UTPA2-700.0.x/modules/graphic/hal/M7821/gop/
H A DregGOP.h131 #define REG_SC_BK01_1E_L XC_REG(0x01, 0x1E) macro
162 #define GOP_SC_IP_MAIN_INTERLACE REG_SC_BK01_1E_L

1234