Home
last modified time | relevance | path

Searched refs:REG_PM_TOP_BASE (Results 1 – 25 of 27) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_pm_sleep.h361 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
362 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h467 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_pm_sleep.h383 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
384 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h469 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h507 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_pm_sleep.h450 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
451 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h487 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h451 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h539 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_pm_sleep.h450 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
451 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h495 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_pm_sleep.h450 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
451 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h493 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h494 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_pm_sleep.h450 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
451 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h493 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h557 #define REG_PM_TOP_BASE 0x001E00UL macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_pm_sleep.h449 #define REG_PM_TOP_BANK_01_L (REG_PM_TOP_BASE + 0x02)
450 #define REG_PM_TOP_BANK_01_H (REG_PM_TOP_BASE + 0x03)
H A Dmhal_xc_chip_config.h552 #define REG_PM_TOP_BASE 0x001E00UL macro

12