Home
last modified time | relevance | path

Searched refs:REG_MHL_ECBUS_PHY_78 (Results 1 – 18 of 18) sorted by relevance

/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1461 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1139 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1407 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1139 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1407 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1445 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1407 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1407 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhwregMHL.h632 #define REG_MHL_ECBUS_PHY_78 (REG_MHL_ECBUS_PHY_BANK + 0xF0) macro
H A DhalMHL.c1407 W2BYTEMSK(REG_MHL_ECBUS_PHY_78, BIT(0), BIT(0)); in _mhal_mhl_ECbusInitialSetting()