| /utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/mhl/internal/ |
| H A D | halMHL.c | 1131 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1266 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
1431 if(R2BYTE(REG_MHL_ECBUS_PHY_4D) & BIT(15)) in _mhal_mhl_ECbusStateChangeProc()
|
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/mhl/internal/ |
| H A D | halMHL.c | 1131 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1266 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
1431 if(R2BYTE(REG_MHL_ECBUS_PHY_4D) & BIT(15)) in _mhal_mhl_ECbusStateChangeProc()
|
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/mhl/internal/ |
| H A D | halMHL.c | 1437 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1572 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
1743 if(R2BYTE(REG_MHL_ECBUS_PHY_4D) & BIT(15)) in _mhal_mhl_ECbusStateChangeProc()
|
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/ |
| H A D | halMHL.c | 1453 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1588 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
1759 if(R2BYTE(REG_MHL_ECBUS_PHY_4D) & BIT(15)) in _mhal_mhl_ECbusStateChangeProc()
|
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/ |
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| H A D | halMHL.c | 1399 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1534 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/ |
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| H A D | halMHL.c | 1399 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1534 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/ |
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| H A D | halMHL.c | 1399 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1534 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/ |
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| H A D | halMHL.c | 1399 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1534 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/ |
| H A D | hwregMHL.h | 589 #define REG_MHL_ECBUS_PHY_4D (REG_MHL_ECBUS_PHY_BANK + 0x9A) macro
|
| H A D | halMHL.c | 1399 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, 0x8B14, BMASK(15:1)); in _mhal_mhl_ECbusInitialSetting()
1534 W2BYTEMSK(REG_MHL_ECBUS_PHY_4D, bEnableFlag? 0: BIT(0), BIT(0)); // ECbus PLL pd in _mhal_mhl_ECbusEnableSetting()
|