Home
last modified time | relevance | path

Searched refs:REG_MHL_ECBUS_07 (Results 1 – 18 of 18) sorted by relevance

/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1489 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1167 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1435 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1167 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1435 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1473 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1435 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1435 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhwregMHL.h387 #define REG_MHL_ECBUS_07 (REG_MHL_ECBUS_BANK + 0x0E) macro
H A DhalMHL.c1435 W2BYTEMSK(REG_MHL_ECBUS_07, 0x104, BMASK(14:8)| BMASK(6:0)); // [14:8]: reg_t_snk_tdm; in _mhal_mhl_ECbusInitialSetting()