Home
last modified time | relevance | path

Searched refs:REG_HDMI2_DUAL_0_26_L (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c1933 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in _Hal_tmds_GetPacketReceiveFlag()
2782 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c4263 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
4672 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c4372 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
4772 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c4372 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
4772 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c4946 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
5375 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c4949 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
5378 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c4522 …W2BYTEMSK(REG_HDMI2_DUAL_0_26_L +usHDMIBankOffset, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt m… in Hal_HDMI_init()
5021 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L +usHDMIBankOffset) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c4952 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
5381 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c4522 …W2BYTEMSK(REG_HDMI2_DUAL_0_26_L +usHDMIBankOffset, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt m… in Hal_HDMI_init()
5021 usPacketStatus = R2BYTE(REG_HDMI2_DUAL_0_26_L +usHDMIBankOffset) &BIT(3); in Hal_HDMI_packet_info()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c2046 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c4378 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c4322 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c4378 W2BYTEMSK(REG_HDMI2_DUAL_0_26_L, BMASK(15:8), BMASK(15:8)); // HDMI2 interrupt mask in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h6043 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h6045 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h6035 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h6045 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h6035 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h6045 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h6045 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h6035 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h6036 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h6035 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h6043 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h6043 #define REG_HDMI2_DUAL_0_26_L (REG_HDMI2_DUAL_0_BASE + 0x4C) macro

12