| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 1981 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
1985 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 2011 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2015 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 2050 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2054 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 2011 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2015 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 2057 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2061 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 2050 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2054 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 1992 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
1996 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 1992 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
1996 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 2150 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2154 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 1992 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
1996 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 2150 ulHDCP22Status = R2BYTE(REG_HDCP_DUAL_P1_66_L); in _Hal_tmds_GetHDCP22IntStatus()
2154 W2BYTE(REG_HDCP_DUAL_P1_66_L, BIT(1)); in _Hal_tmds_GetHDCP22IntStatus()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 4627 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 4629 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 4625 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 4629 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 4625 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 4629 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 4629 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 4625 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 4626 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 4625 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 4627 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 4627 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 4627 #define REG_HDCP_DUAL_P1_66_L (REG_HDCP_DUAL_P1_BASE + 0xCC) macro
|