Home
last modified time | relevance | path

Searched refs:REG_DVI_EQ_02_H (Results 1 – 20 of 20) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h417 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h417 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c4460 …MDrv_WriteByteMask(REG_DVI_EQ_02_H+u16bank_offset, 0x10, 0x10); // make EQ phase smoothly when pix… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c4398 …MDrv_WriteByteMask(REG_DVI_EQ_02_H+u16bank_offset, 0x10, 0x10); // make EQ phase smoothly when pix… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c4460 …MDrv_WriteByteMask(REG_DVI_EQ_02_H+u16bank_offset, 0x10, 0x10); // make EQ phase smoothly when pix… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c4600 …MDrv_WriteByteMask(REG_DVI_EQ_02_H+u16bank_offset, 0x10, 0x10); // make EQ phase smoothly when pix… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c4600 …MDrv_WriteByteMask(REG_DVI_EQ_02_H+u16bank_offset, 0x10, 0x10); // make EQ phase smoothly when pix… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_hdmi.h411 #define REG_DVI_EQ_02_H (REG_DVI_EQ_BASE + 0x05) macro