| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 3933 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
3934 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 4038 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4039 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 4038 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4039 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 4038 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4039 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 3978 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
3979 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 4038 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4039 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 4609 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4610 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 4612 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4613 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 4167 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4168 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 4615 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4616 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 4167 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, BIT(0), BIT(0)); in Hal_HDMI_pkt_reset()
4168 W2BYTEMSK(REG_DVI_DTOP_DUAL_P1_2D_L, 0, BIT(0)); in Hal_HDMI_pkt_reset()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 4189 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 4191 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 4187 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 4191 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 4187 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 4191 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 4191 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 4187 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 4188 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 4187 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 4189 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 4189 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 4189 #define REG_DVI_DTOP_DUAL_P1_2D_L (REG_DVI_DTOP_DUAL_P1_BASE + 0x5A) macro
|