| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 776 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
777 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1103 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
1104 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 1417 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1418 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2225 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2226 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 1447 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1448 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2255 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2256 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 1483 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1484 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2294 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2295 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 1447 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1448 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2255 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2256 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 1490 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1491 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2301 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2302 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 1483 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1484 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2294 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2295 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 1420 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1421 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2236 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2237 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 1420 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1421 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2236 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2237 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 1583 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1584 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2394 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2395 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 1420 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1421 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2236 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2237 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 1583 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_SetErrorCountStatus()
1584 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_SetErrorCountStatus()
2394 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, BIT(0), BIT(0)); in _Hal_tmds_ClearErrorCheck()
2395 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_63_L, 0, BIT(0)); in _Hal_tmds_ClearErrorCheck()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 3763 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 3763 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 3763 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 3763 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 3762 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_hdmi.h | 3761 #define REG_DVI_DTOP_DUAL_P0_63_L (REG_DVI_DTOP_DUAL_P0_BASE + 0xC6) macro
|