Home
last modified time | relevance | path

Searched refs:REG_DVI_DTOP_DUAL_P0_1E_L (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c2009 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L, BIT(3), BMASK(3:0)); // timer baased on Xtal = 12Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c2745 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L, BIT(3), BMASK(3:0)); // timer baased on Xtal = 12Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c4215 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c4324 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c4322 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c4324 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c4266 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c4322 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c4895 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c4898 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c4450 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c4901 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c4450 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_1E_L + u16bank_offset, BIT(3), BMASK(3:0)); // timer baased on Xtal… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h3625 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h3625 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h3625 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h3625 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h3624 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h3623 #define REG_DVI_DTOP_DUAL_P0_1E_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x3C) macro

12