| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 1900 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L, BIT(5), BMASK(5:4)); // [5:4]: DVI select channel2(R) as alig… in Hal_HDMI_init()
2019 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 2635 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L, BIT(5), BMASK(5:4)); // [5:4]: DVI select channel2(R) as alig… in Hal_HDMI_init()
2755 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 4047 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4225 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 4152 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4334 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 4161 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4332 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 4152 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4334 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 4092 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4276 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 4161 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4332 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 4723 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4905 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 4726 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4908 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 4283 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4460 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 4729 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4911 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 4283 …W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(5), BMASK(5:4)); // [5:4]: DVI select ch… in Hal_HDMI_init()
4460 W2BYTEMSK(REG_DVI_DTOP_DUAL_P0_19_L + u16bank_offset, BIT(3), BIT(3)); // reg_dbg_tst in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 3615 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 3615 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 3615 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 3615 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 3614 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 3613 #define REG_DVI_DTOP_DUAL_P0_19_L (REG_DVI_DTOP_DUAL_P0_BASE + 0x32) macro
|