Home
last modified time | relevance | path

Searched refs:REG_DVI_DTOP_BASE (Results 1 – 25 of 46) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_hdmi.h102 #define REG_DVI_DTOP_00_L (REG_DVI_DTOP_BASE + 0x00)
103 #define REG_DVI_DTOP_00_H (REG_DVI_DTOP_BASE + 0x01)
104 #define REG_DVI_DTOP_01_L (REG_DVI_DTOP_BASE + 0x02)
105 #define REG_DVI_DTOP_01_H (REG_DVI_DTOP_BASE + 0x03)
106 #define REG_DVI_DTOP_02_L (REG_DVI_DTOP_BASE + 0x04)
107 #define REG_DVI_DTOP_02_H (REG_DVI_DTOP_BASE + 0x05)
108 #define REG_DVI_DTOP_03_L (REG_DVI_DTOP_BASE + 0x06)
109 #define REG_DVI_DTOP_03_H (REG_DVI_DTOP_BASE + 0x07)
110 #define REG_DVI_DTOP_04_L (REG_DVI_DTOP_BASE + 0x08)
111 #define REG_DVI_DTOP_04_H (REG_DVI_DTOP_BASE + 0x09)
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00 macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00UL macro
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/cec/include/
H A Dcec_hwreg.h122 #define REG_DVI_DTOP_BASE 0x110A00 macro

12