Home
last modified time | relevance | path

Searched refs:REG_DVI_DTOP_29_L (Results 1 – 25 of 29) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_mux.c229 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
233 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
272 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_SC_mux_set_dvi_mux()
310 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_SC_mux_set_dvi_mux()
347 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_SC_mux_set_dvi_mux()
H A Dmhal_hdmi.c1130 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_HDMI_init()
1154 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_HDMI_init()
2696 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_DVI_ForceAllPortsEnterPS()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_mux.c229 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
233 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
272 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_SC_mux_set_dvi_mux()
310 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_SC_mux_set_dvi_mux()
347 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_SC_mux_set_dvi_mux()
H A Dmhal_hdmi.c1130 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_HDMI_init()
1154 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_HDMI_init()
2696 W2BYTEMSK( REG_DVI_DTOP_29_L, 0, BIT(15)); // [15]: turn off slowly updated in Hal_DVI_ForceAllPortsEnterPS()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_hdmi.c3263 W2BYTEMSK(REG_DVI_DTOP_29_L, 0x0000, 0xFF00); in MDrv_HDMI_SetUpdatePhaseLineCount_U2()
3270 W2BYTEMSK(REG_DVI_DTOP_29_L, 0, 0xFF00); in MDrv_HDMI_SetUpdatePhaseLineCount_U2()
3281 W2BYTEMSK(REG_DVI_DTOP_29_L, 0x0000, 0xFF00); in MDrv_HDMI_SetUpdatePhaseLineCount_U2()
3287 W2BYTEMSK(REG_DVI_DTOP_29_L, 0, 0xFF00); in MDrv_HDMI_SetUpdatePhaseLineCount_U2()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_mux.c222 … W2BYTEMSK( REG_DVI_DTOP_29_L, 0xE300, HBMASK); // [15]:update Bch slowly; [14:8]: 0x63(100 lines) in Hal_SC_mux_set_dvi_mux()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h184 #define REG_DVI_DTOP_29_L (REG_DVI_DTOP_BASE + 0x52) macro

12