Home
last modified time | relevance | path

Searched refs:REG_DVI_DTOP_25_L (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c2687 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
2692 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
2698 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c3424 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
3429 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
3435 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_hdmi.c3512 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(6), BIT(6)); in Hal_HDMI_StablePolling()
3514 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(6)); in Hal_HDMI_StablePolling()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_hdmi.c3512 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(6), BIT(6)); in Hal_HDMI_StablePolling()
3514 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(6)); in Hal_HDMI_StablePolling()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c5046 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5051 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5057 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c5146 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5151 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5157 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c5184 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5189 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5195 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c5146 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5151 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5157 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c5157 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5162 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5168 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c5184 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5189 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5195 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c5749 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5754 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5760 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c5752 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5757 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5763 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c5455 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5460 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5466 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c5755 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5760 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5766 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c5455 W2BYTEMSK(REG_DVI_DTOP_25_L, BIT(5), BIT(5)); in Hal_DVI_HF_adjust()
5460 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
5466 W2BYTEMSK(REG_DVI_DTOP_25_L, 0, BIT(5)); in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h176 #define REG_DVI_DTOP_25_L (REG_DVI_DTOP_BASE + 0x4A) macro

12