Home
last modified time | relevance | path

Searched refs:REG_DVI_DTOP1_31_L (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_hdmi.c3557 W2BYTEMSK(REG_DVI_DTOP1_31_L, 0x0500, BMASK(15:8)); in Hal_HDMI_StablePolling()
3561 W2BYTEMSK(REG_DVI_DTOP1_31_L, 0x0C00, BMASK(15:8)); in Hal_HDMI_StablePolling()
3567 if(!(R2BYTE(REG_DVI_DTOP1_31_L) &BIT(6))) in Hal_HDMI_StablePolling()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_hdmi.c3557 W2BYTEMSK(REG_DVI_DTOP1_31_L, 0x0500, BMASK(15:8)); in Hal_HDMI_StablePolling()
3561 W2BYTEMSK(REG_DVI_DTOP1_31_L, 0x0C00, BMASK(15:8)); in Hal_HDMI_StablePolling()
3567 if(!(R2BYTE(REG_DVI_DTOP1_31_L) &BIT(6))) in Hal_HDMI_StablePolling()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h273 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h273 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c2725 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c3462 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c5084 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c5184 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c5222 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c5184 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c5195 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c5222 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c5787 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c5790 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c5493 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c5793 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c5493 if(R2BYTE(REG_DVI_DTOP1_31_L) & BIT(6)) in Hal_DVI_HF_adjust()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h269 #define REG_DVI_DTOP1_31_L (REG_DVI_DTOP1_BASE + 0x62) macro

12