| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 1960 W2BYTE(REG_COMBO_PHY1_P0_0C_L, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 2695 W2BYTE(REG_COMBO_PHY1_P0_0C_L, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 4156 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 4265 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 4269 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 4265 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 4207 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 4269 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 4833 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 4836 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 4391 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 4839 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 4391 W2BYTE(REG_COMBO_PHY1_P0_0C_L + u16bank_offset, 0x0001); // [3:0]: reg_hdmi_eq_sweep_times_h in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 1781 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 1781 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 1781 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 1781 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 1780 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 1779 #define REG_COMBO_PHY1_P0_0C_L (REG_COMBO_PHY1_P0_BASE + 0x18) macro
|