Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY1_P0_09_L (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c1957 W2BYTE(REG_COMBO_PHY1_P0_09_L, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c2692 W2BYTE(REG_COMBO_PHY1_P0_09_L, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c4153 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c4262 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c4266 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c4262 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c4204 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c4266 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c4830 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c4833 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c4388 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c4836 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c4388 W2BYTE(REG_COMBO_PHY1_P0_09_L + u16bank_offset, 0x0715); // 170Mhz in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h1775 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h1775 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h1775 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h1775 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h1774 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h1773 #define REG_COMBO_PHY1_P0_09_L (REG_COMBO_PHY1_P0_BASE + 0x12) macro

12