Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P2_61_L (Results 1 – 25 of 29) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c915 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
929 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
935 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1758 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c926 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
940 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
946 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1788 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c981 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
990 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
996 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1827 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c926 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
940 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
946 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1788 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c987 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1001 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1007 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1834 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c981 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
990 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
996 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1827 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c918 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
932 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
938 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1761 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c918 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
932 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
938 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1761 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c1053 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1067 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1073 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1927 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c918 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
932 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
938 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1761 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c1053 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1067 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1073 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1927 W2BYTEMSK(REG_COMBO_PHY0_P2_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c614 W2BYTE(REG_COMBO_PHY0_P2_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c614 W2BYTE(REG_COMBO_PHY0_P2_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c614 W2BYTE(REG_COMBO_PHY0_P2_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c614 W2BYTE(REG_COMBO_PHY0_P2_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c614 W2BYTE(REG_COMBO_PHY0_P2_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h2725 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h2725 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h2725 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h2725 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h2723 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h2724 #define REG_COMBO_PHY0_P2_61_L (REG_COMBO_PHY0_P2_BASE + 0xC2) macro

12