| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 1242 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1304 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1308 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 1253 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1315 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1319 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 1307 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1369 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1373 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 1253 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1315 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1319 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 1314 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1376 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1380 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 1307 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1369 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1373 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 1245 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1307 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1311 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 1245 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1307 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1311 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 1407 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1469 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1473 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 1245 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1307 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1311 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 1407 … W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1469 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1473 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/ |
| H A D | halMHL.c | 2394 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2398 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/ |
| H A D | halMHL.c | 2394 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2398 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/ |
| H A D | halMHL.c | 2394 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2398 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/ |
| H A D | halMHL.c | 2394 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2398 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/ |
| H A D | halMHL.c | 2394 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2398 W2BYTEMSK(REG_COMBO_PHY0_P2_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 2631 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 2633 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 2631 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 2633 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 2631 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 2633 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 2633 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 2631 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 2632 #define REG_COMBO_PHY0_P2_33_L (REG_COMBO_PHY0_P2_BASE + 0x66) macro
|