Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P1_6E_L (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c441 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in _mhal_mhl_HdmiBypassModeSetting()
2536 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
2544 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
3010 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BIT(8)); in mhal_mhl_CDRModeMonitor()
3070 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in mhal_mhl_CDRModeMonitor()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c441 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in _mhal_mhl_HdmiBypassModeSetting()
2536 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
2544 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
3010 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BIT(8)); in mhal_mhl_CDRModeMonitor()
3070 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in mhal_mhl_CDRModeMonitor()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c441 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in _mhal_mhl_HdmiBypassModeSetting()
2536 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
2544 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
3010 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BIT(8)); in mhal_mhl_CDRModeMonitor()
3070 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in mhal_mhl_CDRModeMonitor()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c441 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in _mhal_mhl_HdmiBypassModeSetting()
2536 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
2544 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
3010 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BIT(8)); in mhal_mhl_CDRModeMonitor()
3070 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in mhal_mhl_CDRModeMonitor()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c441 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in _mhal_mhl_HdmiBypassModeSetting()
2536 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
2544 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _mhal_mhl_MHL30AutoEQEnable()
3010 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BIT(8)); in mhal_mhl_CDRModeMonitor()
3070 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in mhal_mhl_CDRModeMonitor()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c1811 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1819 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c1841 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1849 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c1880 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1888 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c1841 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1849 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c1887 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1895 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c1880 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1888 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c1816 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1825 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c1816 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1825 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c1980 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1988 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c1816 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1825 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c1980 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, 0, BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
1988 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BMASK(7:4), BMASK(7:4)); in _Hal_tmds_AutoEQFunctionEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/mhl/internal/
H A DhalMHL.c439 W2BYTEMSK(REG_COMBO_PHY0_P1_6E_L, BIT(8), BIT(8)); in _mhal_mhl_HdmiBypassModeSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h2233 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h2235 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h2233 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h2235 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h2233 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h2235 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h2235 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h2233 #define REG_COMBO_PHY0_P1_6E_L (REG_COMBO_PHY0_P1_BASE + 0xDC) macro

12