Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P1_29_L (Results 1 – 25 of 29) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c1014 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1234 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c1025 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1245 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c1064 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1299 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c1025 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1245 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c1086 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1306 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c1064 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1299 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c1017 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1237 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c1017 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1237 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c1152 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1399 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c1017 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1237 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c1152 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, bHDMI20Flag? BIT(8): BIT(15), BMASK(15:0)); in _Hal_tmds_HDMI20AutoEQSetting()
1399 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(15), BMASK(15:0)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c2307 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(8), BMASK(15:0)); in _mhal_mhl_MHL30AutoEQSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c2307 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(8), BMASK(15:0)); in _mhal_mhl_MHL30AutoEQSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c2307 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(8), BMASK(15:0)); in _mhal_mhl_MHL30AutoEQSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c2307 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(8), BMASK(15:0)); in _mhal_mhl_MHL30AutoEQSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c2307 W2BYTEMSK(REG_COMBO_PHY0_P1_29_L, BIT(8), BMASK(15:0)); in _mhal_mhl_MHL30AutoEQSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h2095 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h2097 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h2095 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h2097 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h2095 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h2097 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h2097 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h2095 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h2096 #define REG_COMBO_PHY0_P1_29_L (REG_COMBO_PHY0_P1_BASE + 0x52) macro

12