| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 721 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_SETTING_VALUE << 8)| HDMI_EQ_SETTING_VALUE, BMASK(12:8)… in _Hal_tmds_AutoEQFunctionEnable()
1976 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_SETTING_VALUE << 8)| HDMI_EQ_SETTING_VALUE, 0x1F1F); in Hal_HDMI_init()
2095 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
2099 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
2103 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
2107 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
2111 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
2115 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 923 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
2711 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, 0x1F1… in Hal_HDMI_init()
2832 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
2836 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
2840 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
2844 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
2848 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
2852 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 1803 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4172 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4364 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4368 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4372 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4376 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4380 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4384 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 1833 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4281 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4464 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4468 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4472 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4476 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4480 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4484 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 1872 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4279 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4552 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4556 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4560 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4564 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4568 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4572 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 1833 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4281 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4464 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4468 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4472 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4476 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4480 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4484 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 1879 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4223 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4485 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4489 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4493 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4497 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4501 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4505 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 1872 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4279 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4552 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4556 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4560 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4564 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4568 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4572 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 1807 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4846 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
5066 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
5070 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
5074 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
5078 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
5082 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
5086 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 1807 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4849 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
5069 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
5073 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
5077 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
5081 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
5085 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
5089 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 1972 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4407 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4695 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4699 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4703 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4707 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4711 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4715 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 1807 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4852 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
5072 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
5076 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
5080 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
5084 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
5088 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
5092 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L +ulPHYBankOffset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 1972 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SETTING_VALUE, BMASK… in _Hal_tmds_AutoEQFunctionEnable()
4407 …W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (HDMI_EQ_14_SETTING_VALUE << 8)| HDMI_EQ_14_SET… in Hal_HDMI_init()
4695 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0505, 0x1F1F); in Hal_HDMI_Set_EQ()
4699 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
4703 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0C0C, 0x1F1F); in Hal_HDMI_Set_EQ()
4707 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0F0F, 0x1F1F); in Hal_HDMI_Set_EQ()
4711 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, (temp)|(temp<<8), 0x1F1F); in Hal_HDMI_Set_EQ()
4715 W2BYTEMSK(REG_COMBO_PHY0_P0_74_L + u16bank_offset, 0x0A0A, 0x1F1F); in Hal_HDMI_Set_EQ()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 1731 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 1731 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 1731 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 1731 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_hdmi.h | 1730 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_hdmi.h | 1729 #define REG_COMBO_PHY0_P0_74_L (REG_COMBO_PHY0_P0_BASE + 0xE8) macro
|