Home
last modified time | relevance | path

Searched refs:REG_CLKGEN1_TSO_OUT_CLK (Results 1 – 2 of 2) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tso/
H A DhalTSO.c186 #define REG_CLKGEN1_TSO_OUT_CLK 0x25UL macro
487 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) &= ~REG_CLKGEN1_TSO_OUT_CLK_MASK; in HAL_TSO_PowerCtrl()
493 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) |= REG_CLKGEN1_TSO_OUT_CLK_DISABLE; in HAL_TSO_PowerCtrl()
800 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) &= ~REG_CLKGEN1_TSO_OUT_PHASE_TUN_ENABLE; in HAL_TSO_Set_TSOOut_Phase_Tune()
808 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) |= REG_CLKGEN1_TSO_OUT_PHASE_TUN_ENABLE; in HAL_TSO_Set_TSOOut_Phase_Tune()
823 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) = in HAL_TSO_PreTsoOutClk()
824 …(TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & ~REG_CLKGEN1_TSO_OUT_PRE_CLK_MASK) | (*pu16PreTsoOutSe… in HAL_TSO_PreTsoOutClk()
828 …*pu16PreTsoOutSel = (TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & REG_CLKGEN1_TSO_OUT_PRE_CLK_MASK) … in HAL_TSO_PreTsoOutClk()
842 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) = in HAL_TSO_TSOOutDiv()
843 …(TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & ~REG_CLKGEN1_TSO_OUT_DIV_SEL_MASK) | (*pu16ClkOutDivSr… in HAL_TSO_TSOOutDiv()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tso/
H A DhalTSO.c183 #define REG_CLKGEN1_TSO_OUT_CLK 0x25 macro
723 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) &= ~REG_CLKGEN1_TSO_OUT_PHASE_TUN_ENABLE; in HAL_TSO_Set_TSOOut_Phase_Tune()
731 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) |= REG_CLKGEN1_TSO_OUT_PHASE_TUN_ENABLE; in HAL_TSO_Set_TSOOut_Phase_Tune()
746 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) = in HAL_TSO_PreTsoOutClk()
747 …(TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & ~REG_CLKGEN1_TSO_OUT_PRE_OUTCLK_MASK) | (*pu16PreTsoOu… in HAL_TSO_PreTsoOutClk()
751 …*pu16PreTsoOutSel = (TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & (REG_CLKGEN1_TSO_OUT_PRE_OUTCLK_MA… in HAL_TSO_PreTsoOutClk()
766 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) = in HAL_TSO_TSOOutDiv()
767 …(TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & ~REG_CLKGEN0_TSO_OUT_DIV_SEL_MASK) | *pu16ClkOutDivSrc… in HAL_TSO_TSOOutDiv()
774 …*pu16ClkOutDivSrcSel = TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & REG_CLKGEN0_TSO_OUT_DIV_SEL_MASK; in HAL_TSO_TSOOutDiv()
783 MS_U16 u16Clk = TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) & ~REG_CLKGEN0_TSO_OUT_CLK_MASK; in HAL_TSO_OutClk()
[all …]