Home
last modified time | relevance | path

Searched refs:REG_CKG_VE_IN (Results 1 – 25 of 31) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/pws/hal/curry/pws/
H A DhalPWS.c236 …E|CKG_VE_13_CLK_DISABLE|CKG_VEDEC_CLK_DISABLE)) & (HAL_PWS_Read2Byte((REG_CKG_VE_IN)) & (CKG_VE_IN… in PwsPowerMonitorThread()
256 … HAL_PWS_Write2Byte((REG_CKG_VE_IN), HAL_PWS_Read2Byte(REG_CKG_VE_IN)|(CKG_VE_IN_CLK_DISABLE)); in PwsPowerMonitorThread()
280 … HAL_PWS_Write2Byte((REG_CKG_VE_IN), HAL_PWS_Read2Byte(REG_CKG_VE_IN) & ~(CKG_VE_IN_CLK_DISABLE)); in PwsPowerMonitorThread()
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38 macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
H A DregPWS.h157 #define REG_CKG_VE_IN (0x100B4A) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/k6/pws/
H A DhalPWS.c240 …13_CLK_DISABLE|CKG_VEDEC_CLK_DISABLE))!= 0x00) || ((HAL_PWS_Read2Byte(REG_CKG_VE_IN) & (CKG_VE_IN_… in PwsPowerMonitorThread()
257 … HAL_PWS_Write2Byte((REG_CKG_VE_IN), HAL_PWS_Read2Byte(REG_CKG_VE_IN)|(CKG_VE_IN_CLK_DISABLE)); in PwsPowerMonitorThread()
278 … HAL_PWS_Write2Byte((REG_CKG_VE_IN), HAL_PWS_Read2Byte(REG_CKG_VE_IN) & ~(CKG_VE_IN_CLK_DISABLE)); in PwsPowerMonitorThread()
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38 macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
H A DregPWS.h157 #define REG_CKG_VE_IN (0x100B4A) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/maldives/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38 macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/macan/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/mooney/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/messi/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/manhattan/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/k6lite/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38 macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
H A DregPWS.h157 #define REG_CKG_VE_IN (0x100B4A) macro
/utopia/UTPA2-700.0.x/modules/pws/hal/M7821/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/mainz/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/mustang/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38 macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/maxim/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/M7621/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/kano/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38 macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/pws/hal/maserati/pws/
H A DregCLKGEN.h364 #define REG_CKG_VE_IN 0x1E38UL macro
513 #define REG_CKG_VEIN REG_CKG_VE_IN
/utopia/UTPA2-700.0.x/modules/ve/hal/messi/ve/include/
H A Dmhal_tvencoder.h128 #define REG_CKG_VE_IN 0x1E38 macro
/utopia/UTPA2-700.0.x/modules/ve/hal/mainz/ve/include/
H A Dmhal_tvencoder.h128 #define REG_CKG_VE_IN 0x1E38 macro
/utopia/UTPA2-700.0.x/modules/ve/hal/macan/ve/include/
H A Dmhal_tvencoder.h130 #define REG_CKG_VE_IN 0x1E38 macro
/utopia/UTPA2-700.0.x/modules/ve/hal/maldives/ve/include/
H A Dmhal_tvencoder.h123 #define REG_CKG_VE_IN 0x1E38 macro
/utopia/UTPA2-700.0.x/modules/ve/hal/mustang/ve/include/
H A Dmhal_tvencoder.h124 #define REG_CKG_VE_IN 0x1E38 macro

12