Home
last modified time | relevance | path

Searched refs:REG_CKG_MVD2 (Results 1 – 25 of 42) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/mainz/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/messi/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/mvd/
H A DhalMVD.c794 HAL_MVD_RegWriteByteMask(REG_CKG_MVD2, CKG_MVD2_216MHZ, CKG_MVD2_MASK); in HAL_MVD_PowerCtrl()
795 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_GATED); in HAL_MVD_PowerCtrl()
796 HAL_MVD_RegWriteBit(REG_CKG_MVD2, !bOn, CKG_MVD2_INVERT); in HAL_MVD_PowerCtrl()
H A DregMVD.h232 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/mvd_ex/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/mvd_ex/
H A DregMVD_EX.h219 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/mvd_v3/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/mvd_ex/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/mvd_ex/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/mvd_ex/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/mvd_v3/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/mvd_ex/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/mvd_ex/
H A DregMVD_EX.h221 #define REG_CKG_MVD2 (REG_CHIPTOP_BASE + 0x39*2 +1) macro

12