Home
last modified time | relevance | path

Searched refs:REG_ADC_DTOPB_72_H (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_adctbl.c1735 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1736 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1737 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1738 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1739 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1740 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1741 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1742 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_adctbl.c1735 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1736 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1737 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1738 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1739 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1740 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1741 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1742 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_adctbl.c1735 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1736 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1737 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1738 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1739 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1740 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1741 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1742 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_adctbl.c1686 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1687 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1688 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1689 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1690 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1691 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1692 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1693 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_adctbl.c1751 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1752 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1753 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1754 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1755 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1756 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1757 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1758 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_adctbl.c1751 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1752 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1753 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1754 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1755 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1756 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1757 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1758 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_adctbl.c1751 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1752 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1753 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1754 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1755 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1756 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1757 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1758 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_adctbl.c1800 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1801 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1802 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1803 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1804 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1805 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1806 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1807 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_adctbl.c1751 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1752 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1753 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1754 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1755 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1756 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1757 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1758 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_adctbl.c1751 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1752 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1753 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1754 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1755 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1756 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1757 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1758 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_adctbl.c1800 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x00/*ALL*/, },
1801 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1802 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x04/*ALL*/, },
1803 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1804 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x08/*ALL*/, },
1805 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
1806 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x0F, 0x00, 0x0C/*ALL*/, },
1807 { DRV_ADC_REG(REG_ADC_DTOPB_72_H), 0x80, 0x00, 0x80/*ALL*/, },
H A Dhwreg_adc_dtopb.h335 #define REG_ADC_DTOPB_72_H (REG_ADC_DTOPB_BASE + 0xE5) macro