Home
last modified time | relevance | path

Searched refs:HVD_BBU_DRAM_TBL_ENTRY (Results 1 – 25 of 68) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/
H A DfwHVD_if.h163 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
164 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
253 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
254 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
348 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
349 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
361 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DfwHVD_if.h196 #define HVD_BBU_DRAM_TBL_ENTRY (0x2000/8) // bbu entry. 64bits(8 bytes) every entry. This … macro
198 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
200 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
302 #define HVD_BBU_DRAM_TBL_ENTRY (0x4000/8) // bbu entry. 64bits(8 bytes) every entry. macro
303 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
398 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry.
399 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
411 #define VP8_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/hvd/
H A DfwHVD_if.h142 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry. macro
143 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/hvd/
H A DfwHVD_if.h142 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry. macro
143 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/hvd/
H A DfwHVD_if.h142 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry. macro
143 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/hvd/
H A DfwHVD_if.h142 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry. macro
143 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/hvd/
H A DfwHVD_if.h142 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry. macro
143 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/hvd/
H A DfwHVD_if.h142 #define HVD_BBU_DRAM_TBL_ENTRY (0x1000/8) // bbu entry. 64bits(8 bytes) every entry. macro
143 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4) // bbu entry. 64bits(8 bytes)…
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/hvd_lite/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/hvd_v3/
H A DfwHVD_if.h187 #define HVD_BBU_DRAM_TBL_ENTRY (HVD_BBU_TBL_SIZE/8) macro
188 #define HVD_BBU_DRAM_TBL_ENTRY_TH (HVD_BBU_DRAM_TBL_ENTRY-4)

123