Home
last modified time | relevance | path

Searched refs:CKG_S2_IDCLK2_GATED (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_pip.c515 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, !bEnable, CKG_S2_IDCLK2_GATED); // REG_CLKGEN2_65[0], s2_idclk2 in Hal_SC_EnableCLK_for_SUB()
H A Dmhal_mux.c627 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC2_mux_set_mainwin_ip_mux()
H A Dmhal_sc.c10674 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
10727 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, ENABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_pip.c515 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, !bEnable, CKG_S2_IDCLK2_GATED); // REG_CLKGEN2_65[0], s2_idclk2 in Hal_SC_EnableCLK_for_SUB()
H A Dmhal_mux.c627 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC2_mux_set_mainwin_ip_mux()
H A Dmhal_sc.c10646 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
10699 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, ENABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_xc_chip_config.h876 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_pip.c540 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, !bEnable, CKG_S2_IDCLK2_GATED); // REG_CLKGEN2_65[0], s2_idclk2 in Hal_SC_EnableCLK_for_SUB()
H A Dmhal_mux.c627 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC2_mux_set_mainwin_ip_mux()
H A Dmhal_sc.c10369 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
10423 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, ENABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_xc_chip_config.h858 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_pip.c540 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, !bEnable, CKG_S2_IDCLK2_GATED); // REG_CLKGEN2_65[0], s2_idclk2 in Hal_SC_EnableCLK_for_SUB()
H A Dmhal_mux.c627 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC2_mux_set_mainwin_ip_mux()
H A Dmhal_sc.c10397 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
10451 MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, ENABLE, CKG_S2_IDCLK2_GATED); in Hal_SC_Sub_SRAM_PowerDown_Control()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_xc_chip_config.h922 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_xc_chip_config.h1037 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_xc_chip_config.h992 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_xc_chip_config.h1049 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_xc_chip_config.h986 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_xc_chip_config.h1054 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_xc_chip_config.h1041 #define CKG_S2_IDCLK2_GATED BIT(0) macro
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmvideo.c560 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, ENABLE, CKG_S2_IDCLK2_GATED); // Enable… in MApi_XC_Exit_U2()
1249 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); // Enabl… in _MApi_XC_Init_WithoutCreateMutex()
H A Dmvideo.c.0557 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, ENABLE, CKG_S2_IDCLK2_GATED); // Enable…
1246 …MDrv_WriteRegBit(REG_CKG_S2_IDCLK2, DISABLE, CKG_S2_IDCLK2_GATED); // Enabl…