Home
last modified time | relevance | path

Searched refs:BK_AFEC_C1 (Results 1 – 15 of 15) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vd/hal/mustang/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/kano/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maxim/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/macan/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/messi/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/manhattan/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maserati/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/M7621/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/mainz/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maldives/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/M7821/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/mooney/avd/
H A DregAVD.h342 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/vd/drv/avd/
H A DAVD.c1547 HAL_AVD_SetReg(BK_AFEC_C1, u16Addr); in _Drv_AVD_DSPReadByte()
1852 HAL_AVD_SetReg(BK_AFEC_C1, u8Addr); in Drv_AVD_MBX_ReadByteByVDMbox()
/utopia/UTPA2-700.0.x/modules/ve/drv/ve/include/
H A Dve_Analog_Reg.h678 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro
/utopia/UTPA2-700.0.x/modules/hdmi/drv/cec/include/
H A Dcec_Analog_Reg.h765 #define BK_AFEC_C1 (AFEC_REG_BASE+0xC1) macro