Home
last modified time | relevance | path

Searched refs:sw_rlc_mode_e (Results 1 – 11 of 11) sorted by relevance

/rockchip-linux_mpp/mpp/hal/vpu/h263d/
H A Dhal_h263d_vdpu1_reg.h86 RK_U32 sw_rlc_mode_e : 1; member
H A Dhal_h263d_vdpu2_reg.h112 RK_U32 sw_rlc_mode_e : 1; member
/rockchip-linux_mpp/mpp/hal/vpu/mpg4d/
H A Dhal_m4vd_vdpu1_reg.h87 RK_U32 sw_rlc_mode_e : 1; member
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_vdpu1_reg.h88 RK_U32 sw_rlc_mode_e : 1; member
H A Dhal_h264d_vdpu1.c356 p_regs->SwReg03.sw_rlc_mode_e = 0; in vdpu1_set_vlc_regs()
/rockchip-linux_mpp/mpp/hal/vpu/vp8d/
H A Dhal_vp8d_vdpu1_reg.h101 RK_U32 sw_rlc_mode_e : 1; member
H A Dhal_vp8d_vdpu2_reg.h122 RK_U32 sw_rlc_mode_e : 1; member
/rockchip-linux_mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_vdpu1_reg.h306 RK_U32 sw_rlc_mode_e : 1; member
H A Dhal_jpegd_vdpu2_reg.h301 RK_U32 sw_rlc_mode_e : 1; member
H A Dhal_jpegd_vdpu1.c657 reg->reg3.sw_rlc_mode_e = 0; in jpegd_gen_regs()
H A Dhal_jpegd_vdpu2.c647 reg->reg57_enable_ctrl.sw_rlc_mode_e = 0; in jpegd_gen_regs()