Home
last modified time | relevance | path

Searched refs:src_udfy (Results 1 – 14 of 14) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vepu511.c266 regs->src_udfy.csc_wgt_r2y = 66; in vepu511_set_jpeg_reg()
267 regs->src_udfy.csc_wgt_g2y = 129; in vepu511_set_jpeg_reg()
268 regs->src_udfy.csc_wgt_b2y = 25; in vepu511_set_jpeg_reg()
H A Dhal_jpege_vepu511_reg.h108 } src_udfy; member
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu540c.c492 regs->reg_base.src_udfy.csc_wgt_b2y = cfg_coeffs->_2y.b_coeff; in setup_vepu540c_prep()
493 regs->reg_base.src_udfy.csc_wgt_g2y = cfg_coeffs->_2y.g_coeff; in setup_vepu540c_prep()
494 regs->reg_base.src_udfy.csc_wgt_r2y = cfg_coeffs->_2y.r_coeff; in setup_vepu540c_prep()
510 regs->reg_base.src_udfy.csc_wgt_b2y = cfg.weight[0]; in setup_vepu540c_prep()
511 regs->reg_base.src_udfy.csc_wgt_g2y = cfg.weight[1]; in setup_vepu540c_prep()
512 regs->reg_base.src_udfy.csc_wgt_r2y = cfg.weight[2]; in setup_vepu540c_prep()
H A Dhal_h264e_vepu580.c773 regs->reg_base.src_udfy.csc_wgt_b2y = cfg_coeffs->_2y.b_coeff; in setup_vepu580_prep()
774 regs->reg_base.src_udfy.csc_wgt_g2y = cfg_coeffs->_2y.g_coeff; in setup_vepu580_prep()
775 regs->reg_base.src_udfy.csc_wgt_r2y = cfg_coeffs->_2y.r_coeff; in setup_vepu580_prep()
791 regs->reg_base.src_udfy.csc_wgt_b2y = cfg.weight[0]; in setup_vepu580_prep()
792 regs->reg_base.src_udfy.csc_wgt_g2y = cfg.weight[1]; in setup_vepu580_prep()
793 regs->reg_base.src_udfy.csc_wgt_r2y = cfg.weight[2]; in setup_vepu580_prep()
H A Dhal_h264e_vepu510.c789 reg_frm->common.src_udfy.csc_wgt_b2y = cfg_coeffs->_2y.b_coeff; in setup_vepu510_prep()
790 reg_frm->common.src_udfy.csc_wgt_g2y = cfg_coeffs->_2y.g_coeff; in setup_vepu510_prep()
791 reg_frm->common.src_udfy.csc_wgt_r2y = cfg_coeffs->_2y.r_coeff; in setup_vepu510_prep()
807 reg_frm->common.src_udfy.csc_wgt_b2y = cfg.weight[0]; in setup_vepu510_prep()
808 reg_frm->common.src_udfy.csc_wgt_g2y = cfg.weight[1]; in setup_vepu510_prep()
809 reg_frm->common.src_udfy.csc_wgt_r2y = cfg.weight[2]; in setup_vepu510_prep()
H A Dhal_h264e_vepu511.c766 reg_frm->common.src_udfy.csc_wgt_b2y = cfg_coeffs->_2y.b_coeff; in setup_vepu511_prep()
767 reg_frm->common.src_udfy.csc_wgt_g2y = cfg_coeffs->_2y.g_coeff; in setup_vepu511_prep()
768 reg_frm->common.src_udfy.csc_wgt_r2y = cfg_coeffs->_2y.r_coeff; in setup_vepu511_prep()
784 reg_frm->common.src_udfy.csc_wgt_b2y = cfg.weight[0]; in setup_vepu511_prep()
785 reg_frm->common.src_udfy.csc_wgt_g2y = cfg.weight[1]; in setup_vepu511_prep()
786 reg_frm->common.src_udfy.csc_wgt_r2y = cfg.weight[2]; in setup_vepu511_prep()
H A Dhal_h264e_vepu540c_reg.h412 } src_udfy; member
H A Dhal_h264e_vepu580_reg.h387 } src_udfy; member
/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu541_reg.h202 } src_udfy; member
H A Dhal_h265e_vepu541.c1107 regs->src_udfy.wght_r2y = cfg_coeffs->_2y.r_coeff; in vepu541_h265_set_pp_regs()
1108 regs->src_udfy.wght_g2y = cfg_coeffs->_2y.g_coeff; in vepu541_h265_set_pp_regs()
1109 regs->src_udfy.wght_b2y = cfg_coeffs->_2y.b_coeff; in vepu541_h265_set_pp_regs()
H A Dhal_h265e_vepu510.c1475 reg_frm->common.src_udfy.csc_wgt_r2y = cfg_coeffs->_2y.r_coeff; in vepu510_h265_set_pp_regs()
1476 reg_frm->common.src_udfy.csc_wgt_g2y = cfg_coeffs->_2y.g_coeff; in vepu510_h265_set_pp_regs()
1477 reg_frm->common.src_udfy.csc_wgt_b2y = cfg_coeffs->_2y.b_coeff; in vepu510_h265_set_pp_regs()
H A Dhal_h265e_vepu511.c1198 reg_frm->common.src_udfy.csc_wgt_r2y = 77; in vepu511_h265_set_pp_regs()
1199 reg_frm->common.src_udfy.csc_wgt_g2y = 150; in vepu511_h265_set_pp_regs()
1200 reg_frm->common.src_udfy.csc_wgt_b2y = 29; in vepu511_h265_set_pp_regs()
/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu510_common.h573 } src_udfy; member
H A Dvepu511_common.h902 } src_udfy; member