Home
last modified time | relevance | path

Searched refs:mpp_align_128_odd_plus_64 (Results 1 – 12 of 12) sorted by relevance

/rockchip-linux_mpp/osal/
H A Dmpp_common.c121 RK_U32 mpp_align_128_odd_plus_64(RK_U32 val) in mpp_align_128_odd_plus_64() function
/rockchip-linux_mpp/mpp/hal/rkdec/
H A Dvdpu383_com.c221 down_scale_hor = mpp_align_128_odd_plus_64(down_scale_hor); in vdpu383_update_thumbnail_frame_info()
253 down_scale_hor = mpp_align_128_odd_plus_64(down_scale_hor); in vdpu383_setup_down_scale()
H A Dvdpu384a_com.c233 down_scale_hor = mpp_align_128_odd_plus_64(down_scale_hor); in vdpu384a_update_thumbnail_frame_info()
265 down_scale_hor = mpp_align_128_odd_plus_64(down_scale_hor); in vdpu384a_setup_down_scale()
/rockchip-linux_mpp/osal/inc/
H A Dmpp_common.h231 RK_U32 mpp_align_128_odd_plus_64(RK_U32 val);
/rockchip-linux_mpp/mpp/hal/rkdec/vp9d/
H A Dhal_vp9d_vdpu383.c349 mpp_slots_set_prop(p_hal->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_vp9d_vdpu383_init()
967 …y_hor_virstride = uv_hor_virstride = (mpp_align_128_odd_plus_64((ref_frame_width_y * bit_depth) >>… in hal_vp9d_vdpu383_gen_regs()
1341 mpp_slots_set_prop(p_hal->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_vp9d_vdpu383_control()
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_vdpu384a.c621 mpp_slots_set_prop(p_hal->frame_slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vdpu384a_h264d_init()
1041 mpp_slots_set_prop(p_hal->frame_slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vdpu384a_h264d_control()
H A Dhal_h264d_vdpu383.c670 mpp_slots_set_prop(p_hal->frame_slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vdpu383_h264d_init()
1095 mpp_slots_set_prop(p_hal->frame_slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vdpu383_h264d_control()
/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_vdpu384a.c93 mpp_slots_set_prop(reg_ctx->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_h265d_vdpu384a_init()
1399 mpp_slots_set_prop(p_hal->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_h265d_vdpu384a_control()
H A Dhal_h265d_vdpu383.c114 mpp_slots_set_prop(reg_ctx->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_h265d_vdpu383_init()
1461 mpp_slots_set_prop(p_hal->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_h265d_vdpu383_control()
/rockchip-linux_mpp/mpp/hal/rkdec/av1d/
H A Dhal_av1d_vdpu383.c1389 mpp_slots_set_prop(p_hal->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vdpu383_av1d_init()
2686 mpp_slots_set_prop(p_hal->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vdpu383_av1d_control()
/rockchip-linux_mpp/mpp/hal/rkdec/avs2d/
H A Dhal_avs2d_vdpu383.c570 mpp_slots_set_prop(p_hal->frame_slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in hal_avs2d_vdpu383_init()
/rockchip-linux_mpp/mpp/codec/dec/vp9/
H A Dvp9d_parser.c412 mpp_slots_set_prop(s->slots, SLOTS_HOR_ALIGN, mpp_align_128_odd_plus_64); in vp9_alloc_frame()