Home
last modified time | relevance | path

Searched refs:ext_align_size (Results 1 – 4 of 4) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkdec/vp9d/
H A Dhal_vp9d_vdpu34x.c281 RK_U32 ext_align_size = num_tiles * 64 * 8; in vp9d_refine_rcb_size() local
287 rcb_bits = MPP_ALIGN(width, 64) * 232 + ext_align_size; in vp9d_refine_rcb_size()
293 rcb_bits = (MPP_ALIGN(width - 8192, 4) << 1) + ext_align_size; in vp9d_refine_rcb_size()
299 rcb_bits = (MPP_ALIGN(height - 8192, 4) << 1) + ext_align_size; in vp9d_refine_rcb_size()
304 rcb_bits = width * 36 + ext_align_size; in vp9d_refine_rcb_size()
309 rcb_bits = width * 48 + ext_align_size; in vp9d_refine_rcb_size()
312 rcb_bits = width * (1 + 16 * bit_depth) + num_tiles * 192 * bit_depth + ext_align_size; in vp9d_refine_rcb_size()
318 rcb_bits = 8 * width * bit_depth + ext_align_size; in vp9d_refine_rcb_size()
327 rcb_bits += ext_align_size; in vp9d_refine_rcb_size()
H A Dhal_vp9d_vdpu382.c282 RK_U32 ext_align_size = num_tiles_col * 64 * 8; in vp9d_refine_rcb_size() local
288 rcb_bits = MPP_ALIGN(width, 64) * 232 + ext_align_size; in vp9d_refine_rcb_size()
295 rcb_bits = (MPP_ALIGN(width - 8192, 4) << 1) + ext_align_size; in vp9d_refine_rcb_size()
308 rcb_bits = width * 36 + ext_align_size; in vp9d_refine_rcb_size()
315 rcb_bits = width * 2 * 11 + ext_align_size; in vp9d_refine_rcb_size()
319 rcb_bits = width * (0.5 + 16 * bit_depth) + num_tiles_col * 192 * bit_depth + ext_align_size; in vp9d_refine_rcb_size()
327 rcb_bits = 8 * width * bit_depth + ext_align_size; in vp9d_refine_rcb_size()
/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_vdpu382.c449 RK_U32 ext_align_size = tile_col_cut_num * 64 * 8; in h265d_refine_rcb_size() local
458 rcb_bits = (MPP_ALIGN(width, ctu_size) + factor - 1) / factor * 24 + ext_align_size; in h265d_refine_rcb_size()
465 rcb_bits = (MPP_ALIGN(width - 8192, 4) << 1) + ext_align_size; in h265d_refine_rcb_size()
478 rcb_bits = width * 22 + ext_align_size; in h265d_refine_rcb_size()
486 rcb_bits = width * ((chroma_fmt_idc ? 1 : 0) + 1) * 11 + ext_align_size; in h265d_refine_rcb_size()
501 rcb_bits += (tile_col_cut_num * (bit_depth == 8 ? 256 : 192)) + ext_align_size; in h265d_refine_rcb_size()
510 rcb_bits += (tile_col_cut_num * (bit_depth == 8 ? 160 : 128)) + ext_align_size; in h265d_refine_rcb_size()
516 rcb_bits += (tile_col_cut_num * (bit_depth == 8 ? 128 : 64)) + ext_align_size; in h265d_refine_rcb_size()
H A Dhal_h265d_vdpu34x.c678 RK_U32 ext_align_size = tile_col_cut_num * 64 * 8; in h265d_refine_rcb_size() local
686 rcb_bits = (MPP_ALIGN(width, ctu_size) + factor - 1) * factor * 24 + ext_align_size; in h265d_refine_rcb_size()
693 rcb_bits = (MPP_ALIGN(width - 8192, 4) << 1) + ext_align_size; in h265d_refine_rcb_size()
706 rcb_bits = width * 22 + ext_align_size; in h265d_refine_rcb_size()
714 rcb_bits = width * 48 + ext_align_size; in h265d_refine_rcb_size()
729 rcb_bits += (tile_col_cut_num * (bit_depth == 8 ? 256 : 192)) + ext_align_size; in h265d_refine_rcb_size()
738 rcb_bits += (tile_col_cut_num * (bit_depth == 8 ? 160 : 128)) + ext_align_size; in h265d_refine_rcb_size()
744 rcb_bits += (tile_col_cut_num * (bit_depth == 8 ? 128 : 64)) + ext_align_size; in h265d_refine_rcb_size()