Home
last modified time | relevance | path

Searched refs:MPP_FRAME_FMT_MASK (Results 1 – 25 of 27) sorted by relevance

12

/rockchip-linux_mpp/inc/
H A Dmpp_frame.h188 #define MPP_FRAME_FMT_MASK (0x000fffff) macro
228 ((fmt & MPP_FRAME_FMT_MASK) < MPP_FMT_YUV_BUTT))
229 #define MPP_FRAME_FMT_IS_YUV_10BIT(fmt) ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP_10BIT || \
230 (fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV422SP_10BIT || \
231 (fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV444SP_10BIT)
233 ((fmt & MPP_FRAME_FMT_MASK) < MPP_FMT_RGB_BUTT))
/rockchip-linux_mpp/mpp/base/
H A Dmpp_sys_cfg.c302 MppFrameFormat fmt = (MppFrameFormat)(((RK_U32)cfg->fmt_codec & MPP_FRAME_FMT_MASK) | in mpp_sys_dec_buf_chk_proc()
388 switch ((fmt_raw & MPP_FRAME_FMT_MASK)) { in mpp_sys_dec_buf_chk_proc()
409 mpp_err("dec out fmt 0x%x is no support", fmt_raw & MPP_FRAME_FMT_MASK); in mpp_sys_dec_buf_chk_proc()
522 switch (fmt & MPP_FRAME_FMT_MASK) { in mpp_sys_dec_buf_chk_proc()
H A Dmpp_buf_slot.c289 RK_U32 depth = ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP_10BIT || in prepare_info_set_legacy()
290 (fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV422SP_10BIT || in prepare_info_set_legacy()
291 (fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV444SP_10BIT) ? 10 : 8; in prepare_info_set_legacy()
317 switch (fmt & MPP_FRAME_FMT_MASK) { in prepare_info_set_legacy()
342 switch ((fmt & MPP_FRAME_FMT_MASK)) { in prepare_info_set_legacy()
391 mpp_sys_cfg_set_u32(impl->sys_cfg, "dec_buf_chk:fmt_codec", fmt & MPP_FRAME_FMT_MASK); in prepare_info_set_by_sys_cfg()
448 switch ((fmt & MPP_FRAME_FMT_MASK)) { in generate_info_set()
/rockchip-linux_mpp/mpp/legacy/
H A Dvpu_api_legacy.cpp139 switch (fmt & MPP_FRAME_FMT_MASK) { in vpu_api_set_enc_cfg()
162 mpp_err("unsupport format 0x%x\n", fmt & MPP_FRAME_FMT_MASK); in vpu_api_set_enc_cfg()
578 switch (mpp_frame_get_fmt(mframe) & MPP_FRAME_FMT_MASK) { in setup_VPU_FRAME_from_mpp_frame()
1096 switch (format & MPP_FRAME_FMT_MASK) { in encode()
1119 mpp_err("unsupport format 0x%x\n", format & MPP_FRAME_FMT_MASK); in encode()
1122 mpp_frame_set_fmt(frame, (MppFrameFormat)(format & MPP_FRAME_FMT_MASK)); in encode()
1360 switch (format & MPP_FRAME_FMT_MASK) { in encoder_sendframe()
1383 mpp_err("unsupport format 0x%x\n", format & MPP_FRAME_FMT_MASK); in encoder_sendframe()
1386 mpp_frame_set_fmt(frame, (MppFrameFormat)(format & MPP_FRAME_FMT_MASK)); in encoder_sendframe()
/rockchip-linux_mpp/mpp/hal/rkdec/
H A Dvdpu383_com.c262 switch ((fmt & MPP_FRAME_FMT_MASK)) { in vdpu383_setup_down_scale()
290 if ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV444SP) in vdpu383_setup_down_scale()
H A Dvdpu384a_com.c274 switch ((fmt & MPP_FRAME_FMT_MASK)) { in vdpu384a_setup_down_scale()
302 if ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV444SP) in vdpu384a_setup_down_scale()
/rockchip-linux_mpp/mpp/hal/vpu/common/
H A Dvepu_common.c139 fmt_cfg = &vepu_rgb_le_cfg[(format & MPP_FRAME_FMT_MASK) - MPP_FRAME_FMT_RGB]; in get_vepu_fmt()
204 switch (fmt & MPP_FRAME_FMT_MASK) { in get_vepu_pixel_stride()
/rockchip-linux_mpp/mpp/codec/dec/h265/
H A Dh265d_refs.c86 MppFrameFormat fmt = s->h265dctx->cfg->base.out_fmt & (~MPP_FRAME_FMT_MASK); in alloc_frame()
100 s->h265dctx->pix_fmt &= MPP_FRAME_FMT_MASK; in alloc_frame()
H A Dh265d_parser.c491 MppFrameFormat fmt = s->h265dctx->cfg->base.out_fmt & (~MPP_FRAME_FMT_MASK); in set_sps()
/rockchip-linux_mpp/utils/
H A Dutils.c95 fmt &= MPP_FRAME_FMT_MASK; in dump_mpp_frame_to_file()
97 switch (fmt & MPP_FRAME_FMT_MASK) { in dump_mpp_frame_to_file()
542 switch (fmt & MPP_FRAME_FMT_MASK) { in read_image()
573 switch (fmt & MPP_FRAME_FMT_MASK) { in read_image()
1087 switch (fmt & MPP_FRAME_FMT_MASK) { in fill_image()
H A Dmpi_enc_utils.c38 switch (fmt & MPP_FRAME_FMT_MASK) { in mpi_enc_width_default_stride()
/rockchip-linux_mpp/mpp/codec/dec/av1/
H A Dav1d_parser.c125 (ctx->usr_set_fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP && in get_pixel_format()
126 (s->cfg->base.out_fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP) in get_pixel_format()
791 if ((ctx->pix_fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP || in get_current_frame()
792 (ctx->pix_fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP_10BIT) in get_current_frame()
/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu5xx_common.c574 format &= MPP_FRAME_FMT_MASK; in vepu5xx_set_fmt()
/rockchip-linux_mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_common.c479 fmt &= MPP_FRAME_FMT_MASK; in jpegd_setup_output_fmt()
H A Dhal_jpegd_rkv.c812 MppFrameFormat frm_fmt = output_fmt & MPP_FRAME_FMT_MASK; in hal_jpegd_rkv_control()
/rockchip-linux_mpp/mpp/
H A Dmpp_impl.c160 RK_U32 fmt = (mpp_frame_get_fmt(frame) & MPP_FRAME_FMT_MASK); in dump_frame()
/rockchip-linux_mpp/mpp/vproc/vdpp/test/
H A Dvdpp_test.c154 switch (fmt & MPP_FRAME_FMT_MASK) { in get_src_frm_size()
/rockchip-linux_mpp/mpp/hal/vpu/h264e/
H A Dhal_h264e_vepu_v2.c410 switch (format & MPP_FRAME_FMT_MASK) { in h264e_vepu_prep_setup()
/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vpu720.c195 MppFrameFormat in_fmt = ctx->cfg->prep.format & MPP_FRAME_FMT_MASK; in jpege_vpu720_setup_format()
/rockchip-linux_mpp/test/
H A Dmpi_enc_mt_test.c212 switch (p->fmt & MPP_FRAME_FMT_MASK) { in mt_test_ctx_init()
H A Dmpi_enc_test.c343 switch (p->fmt & MPP_FRAME_FMT_MASK) { in test_ctx_init()
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu510.c725 reg_frm->common.src_fmt.out_fmt = ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV400 ? 0 : 1); in setup_vepu510_prep()
733 switch (fmt & MPP_FRAME_FMT_MASK) { in setup_vepu510_prep()
/rockchip-linux_mpp/mpp/hal/vpu/av1d/
H A Dhal_av1d_vdpu.c2219 if ((mpp_frame_get_fmt(mframe) & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV420SP) in vdpu_av1d_gen_regs()
2400 if ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV422SP) { in vdpu_av1d_control()
/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu510.c1417 …reg_frm->common.src_fmt.out_fmt = ((prep_cfg->format & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV400) ? 0 … in vepu510_h265_set_pp_regs()
1427 switch (prep_cfg->format & MPP_FRAME_FMT_MASK) { in vepu510_h265_set_pp_regs()
/rockchip-linux_mpp/mpp/hal/rkdec/av1d/
H A Dhal_av1d_vdpu383.c2680 if ((fmt & MPP_FRAME_FMT_MASK) == MPP_FMT_YUV422SP) { in vdpu383_av1d_control()

12